Fast HUB Floating-Point Adder for FPGA
نویسندگان
چکیده
منابع مشابه
Floating-Point Single-Precision Fused Multiplier-adder Unit on FPGA
The fused multiply-add operation improves many calculations and therefore is already available in some generalpurpose processors, like the Itanium. The optimization of units dedicated to execute the multiply-add operation is therefore crucial to achieve optimal performance when running the overlying applications. In this paper, we present a single-precision floating-point fused multiply-add opt...
متن کاملOpensource Floating Point Adder
This is an open source floating point adder designed by Justin Schauer as a summer research project at Harvey Mudd College for Dr. David Harris. It was designed to fully conform to the IEEE 754 standard. In its fully-featured format, this adder supports all rounding modes: round to nearest even, round to plus infinity, round to minus infinity, and round to zero; it supports denormalized numbers...
متن کاملFloating- Point Three-Term Adder
The fused floating-point three-term adder performs two additions in a single unit to achieve better performance and better accuracy compared to a network of traditional floating-point two-term adders, which is referred to as a discrete design. Here are several critical design issues for the fused floating-point three-term adder: 1) Complex exponent processing and significand alignment, 2) Compl...
متن کاملConstant time Floating Point Adder Circuits
Floating point unit is commonly used in computers. However, the arithmetic logic unit (ALU) for floating point operations such as addition or subtraction is complicated. Moreover, many floating point ALUs are designed to operate in many clock cycles. Thus, its speed are varied depend on the number of clock cycle. However, in many field, circuits with fix delay time are preferred. This work prop...
متن کاملA Variable Latency Pipelined Floating-Point Adder
Addition is the most frequent oating-point operation in modern microprocessors. Due to its complex shift-add-shift-round data ow, oating-point addition can have a long latency. To achieve maximum system performance, it is necessary to design the oating-point adder to have minimum latency, while still providing maximum throughput. This paper proposes a new oating-point addition algorithm which e...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Circuits and Systems II: Express Briefs
سال: 2019
ISSN: 1549-7747,1558-3791
DOI: 10.1109/tcsii.2018.2873194